In this paper we propose signal coding and CMOS gates that are suitable to selfchecking circuits with combinational functional blocks implemented also by next generation, very deep submicron technology. In particular, our functional blocks satisfy the Strongly Fault-Secure property with respect to a wide set of possible, internal faults including not only conventional stuck-ats, but also transistor stuck-ons, transistor stuck-opens, resistive bridgings, delays, crosstalks and transient faults, that are very likely to affect next generation ICs. Compared to alternative, existing solutions, that proposed here does not imply any critical constraint on the circuit electrical parameters. Therefore, it is suitable to be adopted to design very deep submicron self-checking circuits which, compared to todays' circuits, will present significantly increased sensitivity to parameter variations occurring during fabrication.
INTRODUCTION
Testing next generation very deep submicron ICs is currently recognized as a major problem and challenge. In fact, their reduced power supplies, capacitances, and noise margins will make them particularly prone and sensitive to faults occurring during system normal operation (in particular transients), in the past a major concern only for systems for applications with high reliability requirements (e.g., space, avionic, etc.). On-line testing can guarantee the detection of faults occurring during circuit normal operation. Therefore, the use of on-line testing techniques is currently emerging as a viable approach to the general testing problems of very deep submicron ICs' [27] .
On-line testing is usually performed using Self-Checking Circuits (SCCs) [5] . A SCC (Fig.l) consists of a functional block (F) and a checker (C) directly connected.
To ensure that the SCC behaves correctly (i.e., provides an output error message in case of incorrect data at the output of F), F must be designed to be Totally Self-Checking (TSC) [2] or Strongly Fault-Secure (SFS) [32] , while C must be TSC or Strongly Code-Disjoint (SCD) [28] .
Several works were dedicated to design rules and coding techniques making combinational [32, 6, 24, 25, 14, 31, 15, 3] and sequential [6, 12, 30, 16, 17] functional blocks SFS with respect to stuckat faults. Instead, fewer papers [25, 14, 16, 17, 15] have so far accounted possible transistor stuck-ons (SONs), transistor stuck-opens (SOPs), resistive bridgings (BFs) and delay faults (DFs) which, however, are very likely to affect todays' deep submicron ICs and which, together with crosstalks (CFs) and transient faults (TFs), will be also much more likely for very deep submicron ICs. In particular, as for combinational functional blocks, in [15] we have shown that, if SONs, SOPs, BFs and DFs are considered, the conventional SFS property may be insufficient to guarantee that F behaves correctly from the point of view of the whole SCC. This because, according to the conventional logical representation of data, the SFS property refers only to the logical correctness of the word produced at the output of F, without taking into account the analog and dynamic effects input output bits_ ror in "-dication
FIGURE
General structure of a SCC.
that these faults might produce on the functional block behavior that, eventually, might compromise the whole SCC correct operation. Of course, similar considerations apply also to CFs and TFs. Based on this consideration, in [15, 17] Differing from [15, 17] [14] , in particular the possible occurrence of an incorrect codeword at the output of a functional block (using a conventional unordered [4] [12] , as the proposed signal coding is very similar to that required at the system output [29, 26] , no decoding stage may be needed.
It derives that, on the whole, a SCC using the proposed coding technique presents the internal organization shown in Figure 4 .
It should be noted that this internal organization is the same as that of SCCs using conventional error detecting codes (e.g., unordered codes).
It can be easily verified that our encoding and decoding stages can be implemented by means of simple circuits of the kind shown in Figure 5 , to be directly connected to each input/output of the considered CFB.
In particular, regarding the decoding stage (Fig. 5) sampled by a connected error indicator [7,23, 8,9, As previously introduced, CK denotes a suitable clock signal, whose period equals the considered time interval T of our coding technique. In this regard, the same clock signal can be used for all gates of our CFB. Alternatively, a wave pipelined structure [10] can be implemented by using, for the gates on the same propagation path, clock signals suitably delayed to one another (in order to account for the gates' input-output delay). Figure 10 for the case of the EXNOR gate with both inputs changing logic value within T (in particular, A CK', B CK (Fig. 9) Figure 11 , which has been obtained considering the case of the EXNOR gate with both inputs changing logic value within T (in particular, A= CK', B CK (Fig. 9) respect to the unencoded data, which allows a significant reduction of bus size. However, should power consumption be a primary concern, proper low power design techniques could be used together with the proposed coding, to reduce dynamic power consumption.
As for the derived SCC speed, we should consider that the proposed technique allows to simplify (with respect to the use of alternate error detecting codes) the functional block encoding, decoding and checking stages, which are usually on the SCC's critical timing path. This aspect reduces, if not fully compensates, the derived SCC speed drawback due to the need to sample twice the CFB output data. In addition, in order to improve the derived SCC speed, a wave pipelined structure could be implemented [10] for the CFB. In particular, by design, our derived CFB is particularly suitable to be implemented as a clock controlled wave pipeline which, compared to conventional pipelined structures, does not require latches' insertion at the various levels of the pipeline. In this way, a speed-up comparable to the number of levels in the implemented functional block can be achieved, with respect to the nonpipelined design. [20] .
In addition, we assume the fault hypotheses typically considered in case of SCCs [32] , that is: (1) faults occur one at a time; (2) the time interval between the occurrence of two following faults is long enough to allow the application of all possible input codewords.
As for the possibly implemented CFB, we assume that simple gates (NAND, NOR, EXNOR), with comparable driving strengths, can be used.
Moreover, we refer to the conditions on signals' reconvergency outlined in Section 4.
As our coding enhances the usual logical representation of data, differently from the conventional cases addressed in [15] (Fig. 7) .
By means of similar considerations we have verified that the SON on transistor T5 (Fig. 7 Fig. 12 for the case of a BF with R 6kf between nodes S and Z (Fig. 7) [15] (where not only stuck-ats, but also transistor stuck-ons, stuck-opens, resistive bridgings and delays were considered), the technique presented here does not imply any critical constraint on the circuit electrical parameters. Therefore, it is suitable to be adopted to design very deep submicron self-checking circuits which, compared to todays' circuits, will present significantly increased sensitivity to parameter variations occurring during fabrication.
